Menu Close

FPGA Board For Students

PGA Boards for Beginner – $59

FII-PRA006 – Altera FPGA Study Board, Verilog for beginner – Cyclone-10 FPGA Development Board –

The advantage of FPGA beginner study board:

  1. Beginner FPGA study board, cheaper but fully functional. cellphone sized. ( < 100 USD )
  2. power supply and download at the same time, no extra power supply and no extra data transfer line needed
  3. Small volume and light and can be put into your pocket. size: 10cm X 7 cm.
  4. Unique function: can be a study board as well a multifunctional JTAG downloader. 
  5. We use newest version Intel FPGA within two years and you can always keep in the front of FPGA industry.

FPGA Beginner Board
FPGA Beginner Board
FPGA Board for beginner with free experimental manuals

For more information, please check:

Altera FPGA Study Board, Verilog for beginner – Cyclone-10 FPGA Development Board with Jtag Embeded – FII-PRA006 – $59

FPGA Study Board, Verilog and VHDL for Beginner – Cyclone-10 FPGA Development Board with Jtag Embeded – FII-PRA010 – $69

FII-PRA006 is both a FPGA development board and a JTAG down-loader.  As a JTAG down-loader, It support:

  1. Intel(Altera) FPGA:Support Quartus II5.0 and all the version afterwords;
  2. Xilinx FPGASupport ISE9.0 and all version afterwords or All Vivado versions;
  3. Compatible with ARM Cortext:Support OpenOCD
  4. RISC-V CPU:Support FreeDomStudio,including GCC、OpenOCD、and GDB Debugging

 

Altera FPGA Study Board Hardware Resources:

  1. seven_seg_r
  2. VGA Video Interface × 1
  3. 1G Ethernet Interface × 1
  4. I2C EEPROM × 1
  5. DIP Switch × 8
  6. Controllable  LED light × 8
  7. Photoresistance × 1
  8. Thermistor × 1
  9. Adjustable Varistor × 1
  10. Buttons × 4
  11. GPIO Interface × 2
  12. Micro usb Interface(Power Supply and downlaod ) × 1
  13. SPI Communication Interface × 1
  14. AD/DA Conversion chip × 1
  15. JTAG Download Interface × 1
  16. FLASH 32Mbit  × 1
Chip Resources
Chip Resources
FPGA Study Board
FPGA Study Board

The Biggest Hardware Benefits:

    1. USB port for power supply, downloader, communications ;
    2. One 50M Oscillator. A stable clock for development board;
    3. 6-digit common anode digital tube,display the data by dynamic scan;
    4. 1 VGA port to display picture and video;
    5. 1 I2C port EEPROM chip,Model: AT24C02;
    6. 1 adaptive 10M, 100M/1000M Ethernet port;
    7. 5 buttons,4 for programmable buttons , and one button for resetting;
    8. 1 Photoresistance. It can be used for simulating light control;
    9. 1 thermistor. It can be used for collecting temperature or simulating alarm function
    10. An adjustable resistor can simulate voltage changes, etc.
    11. 1 PCF8591 AD/DA Conversion chip;
    12. 8-digit dial switch;
    13. 8-bit LED light-emitting diode;
    14. One 128Mbit Flash Chip;
    15. 2 GPIO external port for communication extension port ;
    16. One JTAGPort , and make PRA006/010 a functional JTAG down-loader, can be used as a JTAG downloader for Intel,Xilinx and other FPGA downloadable program;

 

FII-PRA006 Experiment 1 LED_shifting

1
2
3
module LED_shifting (clk, rst, led);
input clk, rst; output [7:0] led;
endmodule

For experiment procedure, please check fpga beginner tutor

Loopback test design (test1)

The loopback test is straightforward. Simply output the input data. Code is shown as below:

1
2
3
4
5
6
7
8
9
10
11
12
13
module test1 (rxc, rxdv, rxd, txc, txen, txd);
input rxc;
input rxdv;
input [3:0] rxd;
output txc;
output txen;
output [3:0] txd;
assign txd = rxd;
assign txen = rxdv;
assign txc = rxc;
endmodule

We include the PLL1 generated in Experiment 1 Verilog HDL code is as follows:

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
module SW_LED(
input inclk,
input [7:0] sw,
output reg [7:0] led
);
wire sys_clk;
wire pll_locked;
reg sys_rst;
always@(posedge sys_clk)
sys_rst<=!pll_locked;
always @(posedge inclk)
if(sys_rst)
led<=8’hff;
else
led<=~sw;
PLL1 PLL1_INST
(
.areset (1’b0),
.inclk0 (inclk),
.c0 (sys_clk),
.locked (pll_locked)
);
endmodule

segment decoder code

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
always  @    (*)
case(count_sel)
0:seven_seg_r<=7'b100_0000;
1:seven_seg_r<=7'b111_1001;
2:seven_seg_r<=7'b010_0100;
3:seven_seg_r<=7'b011_0000;
4:seven_seg_r<=7'b001_1001;
5:seven_seg_r<=7'b001_0010;
6:seven_seg_r<=7'b000_0011;
7:seven_seg_r<=7'b111_1000;
8:seven_seg_r<=7'b000_0000;
9:seven_seg_r<=7'b001_0000;
default:seven_seg_r<=7'b100_0000;
endcase
always @ (posedge sys_clk)
seven_seg<={1'b1,seven_seg_r};

For more FPGA board experimental Tutorials, please go to following websites:
https://fraserinnovations.com/fpga_products/cyclone-10-fpga-board-experimental-manuals/

It can also be used with other FPGA development Boards:

FPGA for Beginner Boards Work with other Boards
FPGA for Beginner Boards Work Together with other Boards
Easily Work With Other Boards
Easily Work With Other Boards

 

FPGA Board For Beginner with free Experimental Manuals
FPGA Board For Beginner with free Experimental Manuals
FPGA Board For Beginner with free Experimental Manuals and Jtag downloader
FPGA Board For Beginner with free Experimental Manuals and embeded Jtag downloader

Official Shopping Websites

https://fpgamarketing.com/Altera-FPGA-Study-Board-Verilog-for-beginner-Cyclone-10-FPGA-FII-PRA006.htm

FPGA for Beginner Tutorial – FPGA Experimental Manuals

FPGAs provide benefits to designers of many types of electronic equipment, ranging from IOT, smart homes, smart energy grids, aircraft navigation, automotive driver’s assistance, medical ultrasounds and data center search engines, and so on.

We will send you experimental manuals when you have bought our pocket study board. PRA006 or PRA010

The Benefits of FPGA

Flexibility

  1. FPGA functionality can change upon every power-up of the device. So, when a design engineer wants to make a change, they can simply download a new configuration file into the device and try out the change.
  2. Often, changes can be made to the FPGA without making costly PC board changes.
  3. ASSPs and ASICs have fixed hardware functionality that can’t be changed without great cost and time.

Acceleration

  1. FPGAs are sold “off the shelf” vs. ASICs (which require manufacturing cycles taking many months).
  2. Because of FPGA flexibility, OEMs can ship systems as soon as the design is working and tested.
  3. FPGAs provide off-load and acceleration functions to CPUs, effectively speeding up the entire system performance.

Integration

Today’s FPGAs include on-die processors, transceiver I/O’s at 28 Gbps (or faster), RAM blocks, DSP engines, and more. More functions within the FPGA mean fewer devices on the circuit board, increasing reliability by reducing the number of device failures.

Total Cost of Ownership (TCO)

  1. While ASICs may cost less per unit than an equivalent FPGA, building them requires a non-recurring expense (NRE), expensive software tools, specialized design teams, and long manufacturing cycles.
  2. Intel FPGAs support long lifecycles (15-years or more), avoiding the cost of redesigning and requalifying OEM production equipment if one of the electronic devices on-board goes end of life (EOL).
  3. FPGAs reduce risk, allowing prototype systems to ship to customers for field trials, while still providing the ability to make changes quickly before ramping to volume production.

The concept behind an FPGA’s programmability is a basic building block containing various logic types that are connected and interconnected to perform any logic function. “Basic building block” is a generic term that I’m using, but you may hear terms like “logic cells,” “combinational logic blocks” (CLBs), or “logic array blocks” (LABs); it depends on the manufacturer. The basic building block contains logic resources and is the starting point that the FPGA uses to constructs the design.

We will send you following documents after you have bought our products:

The experimental manual of FII-PRA006 and FII-PRA010 pocket Board for beginners

The Hardware Configuration of FII-PRA006 and FII-PRA010 Board for beginners

The Schematic Diagram of FII-PRA006 and FII-PRA010 FPGA Board for beginners

customer Package
customer Package – We will send you in a ZIP files by Gmail and you need receive it by Gmail.

We will send you above documents after you have bought our PRA006 pocket study board.

FII-PRA006 system block diagram
FII-PRA006 system block diagram
FII-PRA006-physical-picture
FII-PRA006-physical-picture

What is the main components of the FRA006 FPGA beginner board ?

    1. 10CL006YE144C8G or 10CL006YE144C8G
    2. 6-digit common anode seven-segment display
    3. USB power supply and download interface
    4. External expansion interface GPIO
    5. 8 DIP switches
    6. 8 LEDs
    7. USB to serial port chip (FT2232)(Intefrated JTAG download function)
    8. 50 MHz oscillator
    9. Thermistor (NTC-MF52)
    10. Potentiometer
    11. Photoresistor
    12. 4 buttons (up, down, right, down)
    13. Reset button (Reset)
    14. JTAG downloader function conversion interface
    15. JTAG download interface (Used only when the board is used as a downloader)
    16. Flash (N25Q128A, 128M bit/16M bytes)
    17. Ethernet interface
    18. Ethernet PHY chip (RTL8211E-VB)
    19. VGA interface
    20. Back of the board U8: AD/DA conversion chip (PCF8591)
    21. Back of the board U13: EEPROM (AT24C02N)

Extension Experiments

 

Video Camera

  1. Pictures and Videos Collection
  2. Edge check and human-face location Positioning
  3. Picture and video Zip and UnZip

Voice and Speech

  1. voice and speech collection
  2. Speech Recognition
  3. High Speed Analog signal acquisition

Risc-V

  1. Low level CPU programing
  2. Run C language
  3. C language  debugging onboard device